BeginnerQuestion 86 of 187

What actually happens when a flip-flop's setup or hold time is violated, and what's the standard fix?

From PDVerse PnR Interview Handbook, part of the pdVerse Mentor Guide

By Tabish Iqbal, who has 9+ years of VLSI Physical Design experience

Short Answer

Violating setup or hold can drive a flip-flop into a metastable state, where the output settles to an intermediate value and may never resolve to a clean 0 or 1 in time. The standard mitigation is double synchronization -- passing the signal through two or more flip-flops in series, giving the metastable state extra clock cycles to resolve before it's used by downstream logic.

Technical Reference DiagramWhat actually happens when a flip-flop's setup or hold time is violated, and what's the standard fix?

Technical Explanation

  • Violating setup or hold can drive a flip-flop into a metastable state -- the output settles to an intermediate value and may never resolve to a clean 0 or 1 within the expected time.
  • The standard mitigation is double synchronization: passing the signal through two or more flip-flops in series.
  • This gives a metastable state extra clock cycles to resolve before downstream logic actually uses the value -- it doesn't prevent metastability, it manages the risk of it propagating.

Common Mistake

The Trap: Assuming a single synchronizer flip-flop is enough to handle an asynchronous or CDC signal -- one flip-flop can still pass a metastable value downstream; double synchronization specifically buys extra resolution time.

Follow-up Question & Model Response

"Why would this matter specifically for clock-domain-crossing (CDC) signal placement decisions in physical design?"

Candidate Model Response: Because a synchronizer's effectiveness partly depends on its physical placement -- the flip-flops need to actually be close enough together that the signal path between them doesn't introduce its own timing risk, which is a PD placement decision, not just an RTL decision.

Practical Example

Debug Scenario: A signal crossing from a slow clock domain to a fast one uses only a single capture flip-flop -- adding a second flip-flop in series (double synchronization) gives any metastable state from the first flop time to resolve before the value is used.

PnR Flow Mentor Guide

Read the complete 8-chapter PnR Flow Mentor Guide free on the web — library setup through placement, clock tree synthesis, routing, chip finishing, hierarchical implementation, and ECO, all the way to stream-out.

Explore PnR Flow Mentor Guide →

Offline PDF Bundle

Want all 1109 questions offline?

Get the complete 4-book PDF bundle (PnR, STA, MMMC, Low Power) with a clickable table of contents - no ads, no internet needed.

See what's inside the bundle
Static Timing Analysis (STA) Handbook — ten chaptersSTA HandbookTen chapters on setup, hold, OCV, and PrimeTime signoff.

Continue practising

Related PnR (Place & Route) questions

ExpertWhen would you actually need irregular global tree synthesis instead of a standard H-tree, and what does "irregular" specifically mean here?BeginnerBeyond setup and hold, what other timing checks does STA run at a sequential element?BeginnerWhat's the practical fanout guideline STA uses, and what does it actually control?ExpertHow does variant-aware legalization actually fix a DRC violation differently from ordinary legalization, and what happens when no matching variant exists?