IntermediateQuestion 37 of 222

How do renamed or optimised-away objects break constraints?

From PDVerse PnR Interview Handbook, part of the pdVerse Mentor Guide

Short Answer

The hierarchy and instance names you see after synthesis can drift meaningfully from the original design intent โ€” modules get flattened, renamed, or merged during optimization. When a constraint selector (like a wildcard get_cells pattern) was written against the intent-source names, it can silently resolve to the wrong objects โ€” or to nothing at all โ€” after that renaming happens.

Technical Reference DiagramHow do renamed or optimised-away objects break constraints?

Technical Explanation

  • This is exactly the same readiness discipline as reviewing an SDC apply log: the check should leave you with named, resolved objects, and a result that's reproducible by another engineer working from the same handoff.
  • The fix isn't cleverer wildcards โ€” it's verifying selector results against actual post-synthesis names every time constraints are reapplied to a new netlist revision, rather than trusting that old patterns still match.

What To Check

  • Warning sign: A path exception or generated clock targets an object removed by optimisation.
  • Inspect: Compare one named object across the related reports; the same object should tell a consistent story.
  • Correct: Use synthesis mapping/handoff evidence to update the constraint at its source and verify exact collection membership.

Command Checks & Actions

  • get_cells -hierarchical <pattern>: selects design cells
  • get_pins -hierarchical <pattern>: selects instance pins

Run the commands in order. Each line answers a separate part of the check.

Healthy, Suspicious & Hard-stop Results

  • Expected: Post-synthesis hierarchy and object names may differ from the intent source, causing selectors to resolve incorrectly or not at all.
  • Stop before floorplanning when required logic or timing coverage is missing or unexplained.

Common Mistake

The Trap: Do not assume the check passed just because ICC2 continued. Fix or narrowly justify the named objects, then rerun the same command.

What The Interviewer Is Testing

Be ready to explain why this matters before floorplanning.

Follow-up Question & Model Response

Model response: โ€œI would save the report, inspect one affected object in the correct block and scenario, and make or request this correction. โ€

Physical Design & Planning Handbook

Dive into 14 comprehensive chapters covering netlist sanity, FinFET grids, macro placement, power grids, CTS, and timing budgeting.

Offline PDF Bundle

Want all 1109 questions offline?

Get the complete 4-book PDF bundle (PnR, STA, MMMC, Low Power) with a clickable table of contents - no ads, no internet needed.

See what's inside the bundle
Timing Constraints (SDC) Handbook โ€” nine chaptersSDC ConstraintsNine chapters on clocks, exceptions, and constraint linting.