How do you audit wildcard selectors safely?
From PDVerse PnR Interview Handbook, part of the pdVerse Mentor Guide
Short Answer
A wildcard's whole appeal is convenience — one pattern can select many objects at once — but that same convenience is exactly what makes it dangerous when the pattern quietly grows past the boundary you actually intended. "
Technical Explanation
- "
- Inspect representative names from that collection, not just the count — a plausible-looking count can still contain the wrong objects.
- Scope should always be explainable: if you can't say in one sentence why a wildcard should match exactly the objects it matched, it needs tightening before you trust a constraint applied through it — and it should stay stable across netlist revisions, not shift silently as names change.
What To Check
- Warning sign: A wildcard catches an entire hierarchy when only one interface was intended.
- Inspect: Compare one named object across the related reports; the same object should tell a consistent story.
- Correct: Replace broad patterns with robust scoped selectors and re-report affected exceptions or ports.
Command Checks & Actions
- sizeof_collection [get_pins -hierarchical <pattern>]: counts exactly the objects returned by a selector
- get_pins -hierarchical <pattern>: selects instance pins
Run the commands in order. Each line answers a separate part of the check.
Healthy, Suspicious & Hard-stop Results
- Expected: Measure the collection and inspect representative names before applying a constraint; scope should be explainable and stable.
- Stop before floorplanning when required logic or timing coverage is missing or unexplained.
Common Mistake
The Trap: Do not assume the check passed just because ICC2 continued. Fix or narrowly justify the named objects, then rerun the same command.
What The Interviewer Is Testing
Be ready to explain why this matters before floorplanning.
Follow-up Question & Model Response
Model response: “I would save the report, inspect one affected object in the correct block and scenario, and make or request this correction. ”
Physical Design & Planning Handbook
Master ASIC Physical Design Planning & Floorplanning
Dive into 14 comprehensive chapters covering netlist sanity, FinFET grids, macro placement, power grids, CTS, and timing budgeting.
Offline PDF Bundle
Want all 1109 questions offline?
Get the complete 4-book PDF bundle (PnR, STA, MMMC, Low Power) with a clickable table of contents - no ads, no internet needed.

Continue practising