BeginnerQuestion 19 of 187

What does an unresolved reference mean?

From PDVerse PnR Interview Handbook, part of the pdVerse Mentor Guide

Short Answer

An unresolved reference means an instance in the netlist points to a module or library cell that the tool's currently loaded reference context simply doesn't have. ICC2 knows something was instantiated there โ€” it just doesn't know what object is supposed to implement it.

Technical Reference DiagramWhat does an unresolved reference mean?

Technical Explanation

  • , a placeholder for a not-yet-available macro).

Visual Verification

Visual VerificationUnresolved References: Missing Library Binding Defect

Unresolved references occur when instantiated module or standard-cell master names cannot be located in loaded target libraries, creating empty black boxes that halt timing and physical optimization.

What To Check

  • Warning sign: Linking reports an unbound object or a cell has no resolved behaviour and geometry.
  • Inspect: Start with one named object in the report and trace it to the netlist, library, or SDC statement that created it.
  • Correct: Correct the cell/module name or add the approved compatible reference library, then relink and prove the unbound set is empty or justified.

Command Checks & Actions

  • check_design -checks {unbound}: runs the selected design-readiness checks
  • report_unbound: lists objects that did not resolve

Run the commands in order. Each line answers a separate part of the check.

Healthy, Suspicious & Hard-stop Results

  • Expected: An instance requests a module or library cell definition that the active reference context cannot supply.
  • Stop before floorplanning when required logic or timing coverage is missing or unexplained.

Common Mistake

The Trap: Do not assume the check passed just because ICC2 continued. Fix or narrowly justify the named objects, then rerun the same command.

What The Interviewer Is Testing

Be ready to explain why this matters before floorplanning.

Physical Design & Planning Handbook

Dive into 14 comprehensive chapters covering netlist sanity, FinFET grids, macro placement, power grids, CTS, and timing budgeting.

Offline PDF Bundle

Want all 1109 questions offline?

Get the complete 4-book PDF bundle (PnR, STA, MMMC, Low Power) with a clickable table of contents - no ads, no internet needed.

See what's inside the bundle
PnR Flow Physical Design Mentor Guide โ€” eight chaptersPnR Flow Mentor GuideEight chapters, library setup through to stream-out.