ExpertQuestion 24 of 69

How should constraint rigor differ for a safety-critical versus a consumer design?

From PDVerse STA Mentor Guide, part of the pdVerse Mentor Guide

Short Answer

The SDC commands and checks are the same on both. What changes is how much proof you must produce that every constraint is correct: a safety-critical design demands justified I/O timing budgets, zero-tolerance completeness checks, individually reviewed exceptions, and an auditable record of which constraint version signed off which tapeout. A consumer design runs the same methodology with lighter formal review, because the cost of a mistake is quality risk rather than a safety hazard.

Technical Reference DiagramHow should constraint rigor differ for a safety-critical versus a consumer design?

Technical Explanation

Nothing about create_clock (SDC), set_false_path (SDC), or check_timing (PT) changes between a brake controller's SoC and a phone's application processor. What changes is the evidence trail behind each constraint.

  • Boundary budgets get justified, not guessed. Every input and output delay is an assumption about a chip external to the design. For safety-critical work each number is validated against the real system context and documented, rather than set from an arbitrary fraction of the clock period.
  • Completeness becomes a mandatory, evidenced gate. check_timing (PT) reporting zero unclocked or unconstrained endpoints is a signoff requirement, not a best-effort check, because an untimed path is one nobody verified at all.
  • Exception discipline tightens. Every set_false_path (SDC) and set_multicycle_path (SDC) gets an individual, written justification and an independent review of its scope, because an over-broad exception hides real timing behind a command that looks routine, and completeness checks cannot see through it.
  • Traceability replaces convenience. Which exact constraint file and version produced a given signoff run, and proof it matches the netlist that taped out, becomes recorded and auditable rather than assumed from memory.
  • Review becomes independent, not self-certified. Constraints get reviewed as rigorously as RTL, because a wrong constraint can hide a real violation just as easily โ€” and here that hidden violation is a potential safety hazard.
  • Consumer design uses the same method, proportionately. Budgets are still accurate, completeness still checked, exceptions still justified โ€” but formal sign-off and independent review are lighter, because a mistake there costs rework, not a recall.
  • The summary an interviewer wants: rigor scales with consequence, not with the command set โ€” the mechanics are identical; the audit trail is what safety-critical work adds.
  • Review cadence changes too. A safety-critical constraint set typically gets re-reviewed on every ECO that touches a clocked interface, not only at final signoff, because a late change to one boundary budget can quietly invalidate a justification written months earlier.

Common Mistake

The Trap: assuming "safety-critical" means adding extra margin on top of the same loosely-reviewed constraints, rather than adding review and evidence.

  • Piling on margin without fixing a sloppy boundary-budget assumption or an unreviewed false path just hides the same gap under more slack โ€” it does not close it.
  • A reviewer checking a safety case looks for the justification behind each exception and budget, not for how conservative the numbers look, and a stack of unexplained margin invites more questions rather than fewer.

Follow-up Question & Model Response

"A safety-critical project is behind schedule. Which of these five rigor practices would you least want to compromise, and why?"

Candidate Model Response: I would protect exception review before anything else. A missed or under-justified boundary budget still shows up as a slack number a reviewer can question; an over-broad set_false_path (SDC) actively removes a path from checking, so its risk is invisible until silicon. Traceability and independent review can be tightened up right before tapeout if truly necessary, but an unreviewed exception can silently ship a real violation with no downstream signal that anything was skipped.

Practical Example

An automotive braking SoC and a consumer streaming-stick SoC both use set_input_delay -max 2.1 [get_ports sensor_data] (SDC) on a similar interface. On the braking part, that 2.1 ns is traced to a specific datasheet timing parameter from the wheel-speed sensor's driver chip, signed off with a reviewed memo referencing the datasheet revision. On the streaming stick, the same 2.1 ns is a reasonable estimate carried from a similar past design, accepted without a datasheet citation because a timing miss there costs a firmware patch, not a recall. Both designs pass the identical check_timing (PT) completeness gate; only the braking SoC's constraint set has a signed, versioned justification file attached to the tapeout record.

Complete STA Handbook

Get the complete 10-chapter STA handbook covering setup/hold margins, clock modeling, OCV/POCV, crosstalk noise, and PrimeTime closure.

Offline PDF Bundle

Want all 1109 questions offline?

Get the complete 4-book PDF bundle (PnR, STA, MMMC, Low Power) with a clickable table of contents - no ads, no internet needed.

See what's inside the bundle
Static Timing Analysis (STA) Handbook โ€” ten chaptersSTA HandbookTen chapters on setup, hold, OCV, and PrimeTime signoff.