Why can enabling signal integrity (SI) analysis change which corner or view is actually the worst one?
From PDVerse MMMC Interview Masterclass, part of the pdVerse Mentor Series
Direct answer
Enabling Signal Integrity (SI) analysis introduces crosstalk delta delays (Delta t) caused by switching aggressor nets. Corners with fast switching slews (FF) or lower supply voltages can experience severe crosstalk slowdown or speedup that changes which corner exhibits the worst slack.
Mentor explanation
Crosstalk coupling depends on switching alignment and relative coupling capacitance.
Key terms
- PrimeTime SI — computes crosstalk delta delay and glitch noise from coupling capacitance (C_c).
- Aggressor-victim timing window overlap — crosstalk only occurs when aggressor and victim switch within the same time window.
- Coupling ratio (C_c / C_{total}) — lateral capacitance between parallel wires; can exceed 70% of total capacitance in dense buses.
- Corner re-ordering — severe crosstalk on a fast corner can make it slower than a nominal corner, flipping signoff rankings.
Signal integrity analysis must be enabled during signoff to catch crosstalk-induced setup and hold violations on parallel routing buses.
Practical example
Crosstalk Delta Delay Impact:
Path A Slack:
• Nominal STA (No SI) @ SSG_125C_RCmax: Slack = -15 ps (Worst in Nominal STA)
• Nominal STA (No SI) @ TT_25C_RCtyp: Slack = +45 ps
Enable PrimeTime SI (Crosstalk Delta Delay):
• Path A @ SSG_125C_RCmax: Delta Delay = +10 ps -> Slack = -25 ps
• Path A @ TT_25C_RCtyp: Delta Delay = +95 ps (Perfect Aggressor Overlap!) -> Slack = -50 ps (NEW WORST!)Interview trap
Assuming that non-SI corner rankings remain identical after SI is enabled. Crosstalk can add 15–30% delay to parallel buses, completely altering critical path ordering.
Key takeaways
- Crosstalk delta delay depends on aggressor-victim switching window overlap and driver impedance.
- A corner with moderate nominal delay can experience severe crosstalk pushout if switching windows align.
- Signal Integrity analysis must be active across all signoff corners to capture true worst-case slacks.
Self-check: can you answer this aloud?
Try a 45-second answer using this structure:
- State the direct answer.
- Explain the timing or physical reason.
- Name one caveat.
- Say how you would verify it in a real flow.
MMMC Signoff Guide
Master Multi-Mode Multi-Corner Timing Signoff
Explore the full 10-chapter MMMC guide on modes, PVT corners, RC parasitics, analysis views, and correlation between implementation and signoff tools.
Offline PDF Bundle
Want all 1109 questions offline?
Get the complete 4-book PDF bundle (PnR, STA, MMMC, Low Power) with a clickable table of contents - no ads, no internet needed.
Keep connecting concepts