BeginnerQuestion 16 of 20Source page 8

What is a delay corner?

From PDVerse MMMC Interview Masterclass, part of the pdVerse Mentor Series

Direct answer

A delay corner is the binding of a library set (cell timing physics) with an RC corner (wire parasitic physics), providing the complete physical data required to calculate cell and interconnect delays along a timing path.

Technical Reference DiagramWhat is a delay corner?

Mentor explanation

A delay corner combines cell timing physics and wire parasitic physics into one physical object.

Key terms

  • create_delay_corner (Innovus) — binds -library_set and -rc_corner together in one definition.
  • Early/late delay corner — pairs min-delay and max-delay data to model on-chip variation between clock and data paths.
  • Physical purity — a delay corner contains only physical parameters; it has no concept of clocks, modes, or timing exceptions.

A delay corner only knows how long cells and wires take to switch. Pairing that physical capability with a constraint mode produces an active analysis view.

Practical example

Delay Corner Definition:

# Pairing SSG cell models with RCmax wire parasitics for Setup analysis
create_delay_corner -name dc_ss_125c_rcmax \
  -library_set libset_ss_125c \
  -rc_corner rccorn_rcmax

# Pairing FFG cell models with RCmin wire parasitics for Hold analysis
create_delay_corner -name dc_ff_m40c_rcmin \
  -library_set libset_ff_m40c \
  -rc_corner rccorn_rcmin

Interview trap

Thinking a delay corner contains clock definitions or false paths. It is purely physical; behavioral constraints come exclusively from the constraint mode it is paired with.

Key takeaways

  • A Delay Corner unifies cell timing (Library Set) and wire parasitics (RC Corner).
  • It represents the physical reality of the chip independent of operational mode.
  • Pairing a Delay Corner with a Constraint Mode creates an Analysis View.
Self-check: can you answer this aloud?

Try a 45-second answer using this structure:

  1. State the direct answer.
  2. Explain the timing or physical reason.
  3. Name one caveat.
  4. Say how you would verify it in a real flow.

MMMC Signoff Guide

Explore the full 10-chapter MMMC guide on modes, PVT corners, RC parasitics, analysis views, and correlation between implementation and signoff tools.

Offline PDF Bundle

Want all 1109 questions offline?

Get the complete 4-book PDF bundle (PnR, STA, MMMC, Low Power) with a clickable table of contents - no ads, no internet needed.

See what's inside the bundle
Static Timing Analysis (STA) Handbook — ten chaptersSTA HandbookTen chapters on setup, hold, OCV, and PrimeTime signoff.