How does temperature inversion complicate the assumption that hold is always worst at the fast/cold corner?
From PDVerse STA Mentor Guide, part of the pdVerse Mentor Guide
Short Answer
Cell delay normally shortens as temperature drops, because carrier mobility improves — this is why designers default to the coldest corner for hold analysis. At low supply voltage, though, delay can start increasing as temperature drops instead, because the threshold voltage's own temperature dependence takes over from mobility. This reversal is called temperature inversion, and it means the coldest corner is not automatically the fastest, or the worst, corner for hold.
Technical Explanation
- A transistor's delay depends on two competing temperature effects: carrier mobility (how fast electrons move through the channel) and threshold voltage Vt (the gate voltage needed to turn the device on).
- At nominal or high supply voltage, mobility dominates. Mobility improves as temperature drops, so the cell switches faster — this is the normal behavior designers rely on when they call the cold corner the fast corner.
- Vt also depends on temperature, and it moves the opposite way: Vt rises as temperature drops. At low supply voltage, the overdrive (supply voltage minus Vt) is already small, so a rising Vt eats a much bigger fraction of the available overdrive than it does at nominal voltage.
- Below a certain supply voltage, the Vt effect overtakes the mobility effect, and cell delay starts increasing as temperature drops instead of decreasing. This crossover is temperature inversion.
- The practical consequence: at a low-voltage operating point, the coldest temperature is not guaranteed to be the fastest corner anymore, so it is not guaranteed to be the worst corner for hold either. The tool has to be told to check the corner where inversion actually makes the device slowest, which can sit in the middle of the temperature range rather than at either extreme.
- Liberty (LIB) library characterization normally spans multiple temperature points per voltage so the timing tool can interpolate and expose this non-monotonic behavior; a library sparsely characterized only at temperature extremes can hide the inversion point entirely.
- What breaks: signing off hold only at the traditional fast/cold corner (for example, FFG at -40C) on a low-voltage design can miss the true worst hold corner, letting a hold violation slip through that only appears at an intermediate temperature.
Common Mistake
The Trap: assuming "fast corner = coldest temperature" is a fixed rule rather than a voltage-dependent one.
- On a design with a low-voltage mode (near-threshold or ultra-low-power operation), skipping the mid-temperature corners because "cold is always fastest" can leave the actual worst hold corner unchecked in signoff.
- Trusting a Liberty library that was only characterized at two temperature extremes hides the inversion crossover, since the tool can only interpolate behavior it was actually given data points for.
Follow-up Question & Model Response
"How would you decide, for a specific low-voltage design, which temperature points actually need signoff corners once inversion is a possibility?"
Candidate Model Response: I would start from the library characterization points themselves — ask the library team at which supply voltages the vendor observed or modeled inversion, since that is a library-specific crossover, not a universal number. For any operating voltage at or below that threshold, I would add at least one mid-range temperature corner in addition to the two extremes, because the true delay maximum can sit between them. I would also cross-check with report_timing -derate (PT) at each candidate corner to confirm which one actually produces the smallest cell delay, rather than assuming the extreme temperature does.
Practical Example
Worked case: a 0.9V nominal design also supports a 0.55V retention mode. At 0.9V, an inverter's characterized delay is 18 ps at 125C, 15 ps at 25C, and 12 ps at -40C — monotonic, cold is fastest. At 0.55V the same inverter is 34 ps at 125C, 29 ps at 25C, but 31 ps at -40C — delay stops falling and turns back up below 25C. The true fastest, and therefore worst-hold, corner at 0.55V is close to 25C, not -40C. A signoff run that only used SSG/FFG at -40C and 125C for the 0.55V mode would completely miss this inversion corner.
Complete STA Handbook
Master Signoff-Ready Static Timing Analysis
Get the complete 10-chapter STA handbook covering setup/hold margins, clock modeling, OCV/POCV, crosstalk noise, and PrimeTime closure.
Offline PDF Bundle
Want all 1109 questions offline?
Get the complete 4-book PDF bundle (PnR, STA, MMMC, Low Power) with a clickable table of contents - no ads, no internet needed.

Continue practising