What does PVT actually stand for, and what does each letter mean?
From PDVerse MMMC Interview Masterclass, part of the pdVerse Mentor Series
Direct answer
PVT stands for Process, Voltage, and Temperature — the three physical variables that govern transistor switching speed in manufactured silicon. Worst-case timing signoff must analyze these variables simultaneously across their operating extremes.
Mentor explanation
PVT variables define how fast transistors actually switch in real silicon.
Key terms
- Process (P) — manufacturing variation: SS (slow-slow, both NMOS/PMOS on the slow side), TT (typical), FF (fast-fast), plus cross-corners like SF/FS for asymmetric logic and memory bitcells.
- Voltage (V) — supply rail level including dynamic IR drop; higher voltage provides more gate overdrive and faster switching, lower voltage means slower switching.
- Temperature (T) — junction thermal condition; classically, hot means slower (carrier scattering) and cold means faster.
- Temperature inversion — at the low voltages used in advanced FinFET nodes, threshold-voltage shift with temperature dominates over mobility, flipping the rule so that -40°C is actually slower than 125°C.
At sub-7nm nodes and low Vdd, never assume hot is always the worst setup corner — you must verify both temperature extremes for setup.
Practical example
Typical Signoff PVT Points in 5nm/7nm:
- Worst Setup View:
SSG / 0.675V / 125°C(andSSG / 0.675V / -40°Cfor temp inversion) - Worst Hold View:
FFG / 0.825V / -40°C(andFFG / 0.825V / 125°C)
Interview trap
Reciting "hot is always slow, cold is always fast" as a universal rule. In advanced FinFET nodes at low voltage, that rule inverts, and missing it means missing a real setup-worst corner in silicon.
Key takeaways
- Process captures wafer-to-wafer and die-to-die fab variations (SS, TT, FF).
- Voltage captures supply rail margins and dynamic IR drop.
- Temperature affects mobility and threshold voltage, leading to temperature inversion in advanced nodes.
Self-check: can you answer this aloud?
Try a 45-second answer using this structure:
- State the direct answer.
- Explain the timing or physical reason.
- Name one caveat.
- Say how you would verify it in a real flow.
MMMC Signoff Guide
Master Multi-Mode Multi-Corner Timing Signoff
Explore the full 10-chapter MMMC guide on modes, PVT corners, RC parasitics, analysis views, and correlation between implementation and signoff tools.
Offline PDF Bundle
Want all 1109 questions offline?
Get the complete 4-book PDF bundle (PnR, STA, MMMC, Low Power) with a clickable table of contents - no ads, no internet needed.
Keep connecting concepts